


CCD 181 Variable-Element High-Speed Linear Image Sensor

FEATURES

- 2592 x 1 photosite array
- 10µm x 10µm photosites on 10µm pitch
- Anti-blooming and integration control
- Voltage-selectable array lengths: 2592 Elements 2048 Elements 1728 Elements 1024 Elements
- Enhanced spectral response (particularly in the blue region)
- Excellent low-light-level performance
- Low dark signal
- High responsivity
- High speed operation
- Dynamic range typical: 7500:1
- Over 1 V peak-to-peak outputs
- Dark references contained in sampled-andheld outputs
- RoHS Compliant

Г

• Special selections available - consult factory



		PIN CONNECTI	
PIN NAME Vsg Vout _A	DESCRIPTION Amplifier Signal Ground Output Amplifier A Source Sample and Hold Gate A		vss
φsh _A φr _A	Reset Gate A Reset Drain A		™ 27 E V DD
VRDA VBIASA	Output Amplifier A Bias Output Gate A		26 V OUT _B 25 Φ SH _B
Vog _A φx	Transfer Clock Transport Clocks		24 Ø ØRB
ϕ_{2A}, ϕ_{2B} ϕ_{1A}, ϕ_{1B}	Transport Clocks		23 VRDB
фіС Vpg	Photogate 1728 Active Pixels Switch	VOGA C 7	22 VBIASB
V ₁₇₂₈ Vss	Substrate Ground 1024 Active Pixels Switch	ФХ Б в	21 2 VOGB
V ₁₀₂₄ V ₂₀₄₈	2048 Active Pixels Switch		20 φ2 _B 19 φ1 _B
Vsink Vog _b	Anti-Blooming Sink Output Gate B	φ1 _A [] 10 φ1C [] 11	
VBIASB VRDB	Amplifier B Bias Output Amplifier B Bias	VPG 12 12	N 17 5 V2048
ΦR _B ΦSH _B	Reset Gate B Sample and Hold Gate B	V1728 1 13	16 V1024
VOUTB VDD	Output Amplifier B Source Output Amplifier Drain	Vss 🗖 14	15 🗖 Vss

GENERAL DESCRIPTION

The CCD181 is a 2592-element line image sensor designed for industrial measurement, telecine, and document scanning applications which require high resolution, high sensitivity and high data rate. Incorporation of on-chip anti-blooming and integration controls allow the CCD181 to be extremely useful in an industrial measurement and control environment or in environments where lighting conditions are difficult to control.

The CCD181 is equipped with special gates which allows the user to select four effective array lengths:

2592 elements: 300-lines/inch across 8.5 inch wide document 2048 elements: 240-lines/inch across 8.5 inch wide document 1728 elements: 200-lines/inch across 8.5 inch wide document 1024 elements: 120-lines/inch across 8.5 inch wide document

The CCD181 is a third generation device having an overall improved performance compared with first and second generation devices, including enhanced blue response and excellent low light level performance, and high-speed operation up to 20 MHz.

The photoelement size is 10μ m (0.39 mils) x 10μ m (0.39 mils) on 10μ m (0.39 mils) centers. The device is manufactured using Fairchild Imaging's advanced charge-coupled device n-channel isoplanar buried-channel technology.

FUNCTIONAL DESCRIPTION

The CCD191 consists of the following functional elements illustrated in the Block Diagram and Circuit Diagram (see Fig. 1A).

Photosites — A row of 2592 image sensor elements separated by a diffused channel stop and covered by a silicon dioxide surface passivation layer. Image photons pass through the transparent silicon creating hole-electron pairs. The photon generated electrons are accumulated in the photosites. The amount of charge accumulated in each photosite is a linear function of the incident illumination intensity and the integration period. The output signal will vary in an analog manner from a thermally generated background level at zero illumination to a maximum at saturation under bright illumination.

Two Transfer Gates — Gate structures adjacent to the row of image sensor elements. The charge packets accumulated in the photosites are transferred in parallel via the transfer gates (\times) to the transport shift registers whenever the transfer gate voltages go high. Alternate charge packets are transferred to the A and B transport registers.


Two Analog Shift Registers — The transport shift registers are used to move the light generated charge packets delivered by the transfer gates. ($_{1 A, 1 B}$, $_{2 A}$, $_{2 B}$) serially to the charge detector/ amplifier. The complementary phase relationship of the last elements of the two transport registers provides for alternate delivery of charge packets at the output amplifiers.


A Gated Charge Detector/Amplifier — Charge packets are transported to a precharge capacitor whose potential changes linearly in response to the quantity of the signal charge delivered. This potential is applied to the input gate of the two-stage NMOS amplifiers producing a signal at the output "Vo $_{\rm U}$ T \cdot pin. Before each charge packet is sensed, a reset clock ($_{\rm RA}$, $_{\rm RB}$) recharges the input node capacitor to a fixed voltage (V_{RD A} , V_{RD B})


Integration and Anti-Blooming Controls — In many applications the dynamic range in parts of the image is larger than the dynamic range of the CCD, which may cause more electrons to be generated in the photosite area than can be stored in the CCD shift register. This is particularly common in industrial inspection and satellite applications. The excess electrons generated by bright illumination tend to "bloom" or "spill over" to neighboring pixels along the shift register, thus "smearing" the information. This smearing can be eliminated using two methods:


Anti-Blooming Operation:

A DC voltage applied to the integration control gate (approximately 5 to 7 volts) will cause excess charge generated in the photosites to be diverted to the anti-blooming sink ($V_{S-I-N-K}$) instead of to the shift registers. This acts as a "clipping circuit" for the CCD output (see Fig. 2).









Integration Control Operation:

Variable integration times which are less than the CCD exposure time may be attained by supplying a clock to the integration control gate. Clocking IC reduces the integration time from tEXPOSURE to tINT (Fig. 3). This reduces the photosite signal in all photosites by the ratio EXPOSURE to tINT. Greater than 10:1 reduction in average photosite signal can be achieved with integration control.

The integration-control and anti-blooming features can be implemented simultaneously. This is done by setting the IC, clock-low level to approximately 5 to 7 volts.

DEFINITION OF TERMS

Charge-Coupled Device — A Charge-coupled device is a semiconductor device in which finite isolated charge-packets are transported from one position in the semiconductor to an adjacent position by sequential clocking of an array of gates. The charge-packets are minority carriers with respect to the semiconductor substrate.

Sample-and-Hold Clock SHA, SHB) — The voltage waveform applied to the sample-and-hold gates in the output amplifiers to create a continuous sampled video signal at the output. The sample-and-hold feature may be defeated by connecting SHA and SHB to VDD.

Dark Reference — Video output level generated from sensing elements covered with opaque metallization which provides a reference voltage equivalent to device operation in the dark. This permits use of external DC restoration circuitry.

Isolation Cell — This is a site on-chip producing an element in the video output that serves as a buffer between valid video data and dark reference signals. The output from an isolation cell contains no valid information and should be ignored.

Dynamic Range — The saturation exposure divided by the RMS temporal noise equivalent exposure. Dynamic range is

sometimes defined in terms of peak-to-peak noise. To compare the two definitions a factor of four to six is generally appropriate in that peak-to-peak noise is approximately equal to four to six times RMS noise.

RMS Noise Equivalent Exposure — The exposure level that gives an output signal to the RMS noise level at the output in the dark.

Saturation Exposure — The minimum exposure level that will provide a saturation output signal. Exposure is equal to the light intensity times the photosites integration time.

Charge Transfer Efficiency — Percentage of valid charge information that is transferred between each successive stage of the transport registers.

Responsivity — The output signal voltage per unit exposure for a specified spectral type of radiation. Responsivity equals output voltage divided by exposure.

Total Photoresponse Non-uniformity — The difference of the response levels of the most and the least sensitive element under uniform illumination. Measurement of PRNU excludes first and last elements.


Dark Signal — The output signal in the dark caused by thermally generated electrons that is a linear function of the integration time and highly sensitive to temperature.


Saturation Output Voltage — The maximum usable signal output voltage. Charge transfer efficiency decreases sharply when the saturation output voltage is exceeded.

Integration Time — The time interval between the falling edge of any two successive transfer pulses (X). The integration is the time allowed for the photosites to collect charge.

Exposure Time — The time interval between the falling edge of the two transfer pulses (X) shown in the timing diagram. The exposure time is the time between transfers of signal charge from the photosites into the transport registers.

Pixel — A picture element (photosite).





Storage Temperature	–25° C to +125° C
Operating Temperature	–25° C to +70° C
CCD 181: Pins 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 27	-0.3V to +18V
Pin 1	OV
Pins 14, 15, 28	-3.0V to 0V
Pins 2, 26	See Caution Note


CAUTION NOTE: These devices have limited built-in gate protection. It is recommended that static discharge be controlled and minimized. Care must be taken to avoid shorting pins V_{OUT_{A+B} to V_{SS} or V_{DD} during operation of the devices. Shorting these pins temporarily to V_{SS} or V_{DD} may destroy the output amplifiers.}

			RANGE		UNIT	CONDITION
SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	UNIT	CONDITION
VDD	Output Amplifier Drain Supply Voltage	13.5	14.0	14.5	v	
VRD (A+B)	Output Reset Drain Supply Voltages	13.5	14.0	14.5	v	
/sink	Anti-Blooming Sink Voltage	13.5	14.0	14.5	v	
/ _{PG}	Photogate Bias Voltage	5.5	6.0	6.5	v	
/og (A+B)	Output Gate Bias Voltages	5.5	6.0	6.5	v	
/BIAS (A+B)	Amplifier Bias Voltages	2.5	3.0	3.5	v	
/sg	Amplifier Signal Ground	0.0	0.3	0.5	v	
/ _{SS}	Substrate Ground	-3.0	-2.0	-1.0	v	Note 2
סס	Output Amplifier Drain Supply Current	6.0	10.0	15.0	mA	


			RANGE			
SYMBOL	CHARACTERISTIC	MIN	TYP	МАХ	UNIT	CONDITIONS
Vфх ніGн	Transfer Clock HIGH	11.0	11.5	12.0	v	Note 3
Vф1 нідн (А+в) Vф2 нідн (А+в)	Transport Clock HIGH	9.5	10.0	10.5	v	Note 3
VØR HIGH (A+B)	Reset Clock HIGH	11.0	11.5	12.0	V	Note 3
V ϕ SH HIGH (A+B)	Sample/Hold Clock HIGH	11.0	11.5	12.0	v	Note 3
V <i>ф</i> 1024 HIGH	Select 1024 Elements Clock HIGH	9.5	10.0	10.5	v	Note 3
V¢1728 HIGH	Select 1728 Elements Clock HIGH	9.5	10.0	10.5	v	Note 3
√¢2048 HIGH	Select 2048 Elements Clock HIGH	9.5	10.0	10.5	v	Note 3
V¢IC HIGH	Integration Control Clock HIGH		10.0		v	Note 3
V¢IC LOW	Integration Control Clock LOW		6.0		v	Note 2, 3
VØX LOW	Transfer Clock LOW	0.0	0.3	0.7	v	Note 2, 3
V¢1 LOW (A+B)	Transport Clock LOW	0.0	0.3	0.7	v	Note 2, 3
√φ2 LOW (A+B)	Transport Clock LOW	0.0	0.3	0.7	v	Note 2, 3
ØR LOW (A+B)	Reset Clock LOW	0.0	0.3	0.7	v	Note 2, 3
√¢SH LOW (A+B)	Sample/Hold Clock LOW	0.0	0.3	0.7	v	Note 2, 3
V¢1024 LOW	Select 1024 Elements Clock LOW	0.0	0.3	0.7	v	Note 2, 3, 5
Ø1728 LOW	Select 1728 Elements Clock LOW	0.0	0.3	0.7	v	Note 2, 3, 5
/¢2048 LOW	Select 2048 Elements Clock LOW	0.0	0.3	0.7	v	Note 2, 3, 5
f _{data} max	Maximum Output Data Rate	10.0	20.0		MHz	Note 6


0.440.01			RANGE			
SYMBOL	CHARACTERISTIC	MIN	TYP	МАХ		CONDITIONS
DR	Dynamic Range (relative to peak-to-peak noise)		1500:1			
	(relative to rms noise)		7500:1			
NEE	RMS Noise Equivalent Exposure		50 × 10 ⁻⁶		μJ/cm ²	
SE	Saturation Exposure		0.3		μJ/cm ²	
СТЕ	Charge Transfer Efficiency	.99996	.99999			Note 8
Vo	Output DC Level	4.0	9.5	11	v	
z	Output Impedance		1		ΚΩ	
P	On-Chip Power Dissipation: Amplifiers		159	200	mW	
N	Peak-to-Peak Temporal Noise		0.7		mV	


			RANGE			
SYMBOL	CHARACTERISTIC	MIN	TYP	МАХ	UNIT	CONDITION
PRNU*	Photoresponse Non-uniformity					
	Peak-to-Peak		60	160	mV	
	Peak-to-Peak without single pixel and Positive and Negative Pulses		. 40		mV	
	Single-pixel Positive Pulses		35		mV	
	Single-pixel Negative Pulses		35		mV	
M Video	Video Mismatch		50	150	mV	Note 9
M DC	DC Mismatch		0.5	2.0	v	Note 10
DS	Dark Signal:					Notes 11, 12
	DC Component		1.	2	mV	
	Low Frequency Component		1	2	mV	
SPDSNU	Single Pixel DS Non-Uniformity		1	2	m∨	Note 12
3	Responsivity		4.0		V/µJ/cm2	
VSAT	Saturation Output Voltage	0.7	1.0	1.8	v	
array. The the resultin collimated I TES: 1. Tp is defi 2. Negative to a more	measurements are taken at an 800 mvolt output level "f" number is defined as the distance from the lens to t g more highly collimated light causes the package wind light causing device photosite blemishes to dominate the ined as the package temperature measured on a cop transients on any clock pin going below 0.0 volts may a negative voltage than the clock low voltages will re- lower a 250 pc.	the array divi ow imperfect PRNU. per block in cause charge	ded by the dia ions to domina good thermal ge injection, w	meter of the I te and increas contact with hich results in	ens aperture. As se PRNU. A lower the entire backs	the "f" number increa "f" number results in l
array. The the resultin collimated I TES: 1. Tp is defi 2. Negative to a more 3. $C\phi_X = 15$ $C\phi_{RA} = C$ 4. OCLI WE 5. Pixel Len (a) To to (b) To to	"f" number is defined as the distance from the lens to t g more highly collimated light causes the package wind light causing device photosite blemishes to dominate the need as the package temperature measured on a cop- transients on any clock pin going below 0.0 volts may a negative voltage than the clock low voltages will re- oppF, C $\phi_{EC} = 250$ pF, C $\phi_{1A} = C\phi_{1B} = C\phi_{2A} = C\phi_{2B} = 3$ $2\phi_{RB} = C\phi_{SHA} = C\phi_{SHB} = 5$ pF, V $1024 = V_{1728} = V_{2048} = 3$ HM = Optical Coating Laboratory, Inc. Wide Band H ight Selection use the device with 2592 active pixel elements: Connect V 1024 , V 1728 to the ϕ_2 (A or B) clock. Connect V 1024 , V 1728 to the ϕ_2 (A or B) clock. Connect V 1024 and V 2048 to the ϕ_2 (A or B) clock. Connect V 1024 and V 2048 to the ϕ_2 (A or B) clock. Connect V 1024 and V 2048 to the ϕ_2 (A or B) clock. Connect V 1024 and V 2048 to the ϕ_2 (A or B) clock.	the array divi ow imperfect e PRNU. per block in cause charge duce charge io0pF = 50pF ot Mirror.	ded by the dia ions to domina good thermal ge injection, w	meter of the I te and increas contact with hich results in	ens aperture. As se PRNU. A lower the entire backs	the "f" number increa "f" number results in l
array. The the resultin collimated I TES: 1. Tp is defi 2. Negative to a more 3. Cdx = 15 CdrA = 0 4. OCLI WE 5. Pixel Lenn (a) To t (b) To t (c) To t (d) To t 6. The minini 7. Measurer 8. CTE is th 9. Video mism	"f" number is defined as the distance from the lens to t g more highly collimated light causes the package wind light causing device photosite blemishes to dominate the ined as the package temperature measured on a cop transients on any clock pin going below 0.0 volts may a negative voltage than the clock low voltages will ret 0pF, $C\phi_{EC} = 250$ pF, $C\phi_{1A} = C\phi_{1B} = C\phi_{2A} = C\phi_{2B} = 3$ $C\phi_{RB} = C\phi_{SHA} = C\phi_{SHB} = 5$ pF, $V_{1024} = V_{1728} = V_{2043} =$ SHM = Optical Coating Laboratory, Inc. Wide Band H gth Selection use the device with 2592 active pixel elements: Connect V ₁₀₂₄ , V ₁₇₂₈ to the ϕ_2 (A or B) clock. Connect V ₁₀₂₄ , V ₁₇₂₈ active pixel elements: Connect V ₁₀₂₄ , V ₁₇₂₈ active pixel elements: Connect V ₁₀₂₄ , V ₁₇₂₈ to the ϕ_2 (A or B) clock. Connect V ₁₀₂₄ and V ₂₀₄₈ to the ϕ_2 (A or B) clock.	the array divi ow imperfect e PRNU. per block in cause charge juce charge juce charge jocpF = 50pF ot Mirror. clock. signal. een Vout A Vout and V	ded by the dia ions to domina good thermal je injection, w injection, if p	meter of the f	ens aperture. As se PRNU. A lower the entire backs n an increase in a	the "f" number increa ("f" number results in l ide of the package. pparent DS. Adjusting



CCD181 Variable-Element High Speed Linear Image Sensor







DEVICE CARE AND OPERATION

Glass may be cleaned by saturating a cotton swab in alcohol and lightly wiping the surface. Rinse off the alcohol with deionized water. Allow the glass to dry, preferably by blowing with filtered dry N_2 or air.

It is important to note in design and applications considerations that the devices are very sensitive to thermal conditions. The dark signal dc and low frequency components approximately double for every 5°C temperature increase and single-pixel dark signal non-uniformities approximately double for every 8°C temperature increase. The devices may be cooled to achieve very long integration times and very low light level capability.

ORDER INFORMATION

Order CCD181DC where "D" stands for a ceramic package and "C" for commercial temperature range.

WARRANTY

Within twelve months of delivery to the end customer, Fairchild Imaging will repair or replace, at our option, any Fairchild Imaging camera product if any part is found to be defective in materials or workmanship. Contact factory for assignment of warranty return number and shipping instructions to ensure prompt repair or replacement.

CERTIFICATION

Fairchild Imaging certifies that all products are carefully inspected and tested at the factory prior to shipment and will meet all requirements of the specification under which it is furnished.

This product is designed, manufactured, and distributed utilizing the ISO 9000:2000 Business Management System.

